Abstract-Carbon Nanotube Field Effect Transistor (CNTFET) is one of the promising devices for future nanoscale technologies. In this paper, we have studied the drain characteristics of MOSFET-like CNTFETs for different device parameters like, channel length, diameter of CNT, and number of tubes. It is shown that these device parameters can be used to make important design decisions while designing nanoelectronic circuits. A buffer and ring oscillator circuits are designed using the MOSFET-like CNTFET and propagation delay, power, and power-delay-product (PDP) values are calculated and compared with the CMOS based designs. Also, the CNTFET technology based SRAM cell is compared with CMOS technology based SRAM in term of power consumption. We have shown that CNTFET can exhibit better performance in the nanoscale regime as compared to its CMOS counterparts.
INTRODUCTION
Traditionally, VLSI technology mostly depends on Si based CMOS technology. As CMOS technology continues to scale deeper into nanoscale, various device non-idealities cause the drain characteristics to be largely different from the desired device characteristics. It becomes more difficult to further improve the device/ circuit performance by reducing the physical gate length. Therefore, replacements for silicon based transistors are being researched at nanometer regime. Carbon Nano Tube Field Effect Transistor (CNTFET) is one of the promising devices due to its excellent high current density (~10 10 Atoms/ cm 2 ), long mean free path (~1 µm) and unique 1-D structure. CNT has excellent electrical, mechanical and thermal properties that make it an important material for nanoelectronics devices.
Graphene is the hexagonal array of atom in a 2-D structure. When graphene sheet is rolled in the form of cylinder, it is recognized as Carbon Nano Tube (CNT) [4] . A CNT can exhibit both metallic and semiconducting properties, depending on the angle of arrangement along the tube. This is referred as the chirality vector and is represented by the integer pair(n1, n2) [5] . If n 1 = n 2 or n 1 -n 2 = 3i, where i is an integer, the nanotube exhibit metallic property. Otherwise, the tube is semiconducting. Fig. 1 shows the schematic diagram of CNTFET device (Top view). Like Si device, the CNTFET has four terminals: drain, source, gate and substrate. To allow a low resistance during on state, the region between gate and drain/ source are heavily doped. Around the portion of the undoped semiconducting nanotube a dielectric film is wrapped and a metal gate surrounds the dielectric [7] . The voltage at which the transistor is turn on is called the threshold voltage and the threshold voltage of the intrinsic CNT channel can be estimated to the first order as the half band gap (E g ) [5] . Where, a = 2.49 A° is the carbon-to-carbon atom distance (i.e. lattice constant), V π = 3.033 eV is the carbon π-π bond energy, D cnt is the CNT diameter and e is the electronic charge. The parameters of the CNTFET model and their values with brief description are shown in Table 1 . In this paper, V-I characteristics and transfer characteristics of MOSFET-like CNTFET have been performed in the SPICE for different device parameters such as channel length (L g ), chirality vectors (n 1 , n 2 ) and number of tubes. It is observed that they are similar to those of MOSFET. To demonstrate that the CNTFET is one of the best alternatives to CMOS in the nanoscale regime, Propagation Delay (t p ), Propagation-Delay-Product (PDP) and power values through Buffer are calculated. Oscillating frequency of Ring oscillator is also measured in the SPICE to analyze the speed of the Carbon Nanotube FET (CNTFET). Also, average power consumed by a 1-bit memory cell is studied using SPICE software for circuit simulation.
DRAIN CHARACTERISTICS OF MOSFET-LIKE CNTFETS FOR DIFFERENT DEVICE PARAMETERS
Drain characteristics of CNTFET can be controlled by device parameters such as Channel length (L g ), chirality vector (i.e. diameter of CNT) and tubes.
The I-V characteristics of the P-type CNTFET (PCNFET) and N-type CNTFET (NCNFET) obtained through SPICE simulation are shown in Fig. 2 and Fig. 4 and it is found that the drain current increases significantly for a small gate bias voltage (V gs ) , it is also seen that drain current saturated at higher drain-to-source voltage (V ds ). 
V-I Characteristics Curve for Various channel Length, L g
The drain characteristics for various channel length is shown in Fig. 7 , and it is observed that as Channel length increases, the drain current is saturated at higher V ds (Drain to source voltage). For example, for 32nm gate length, the saturation current is 57.49 µA at V ds = 648 mV, whereas the saturated drain current for10nm gate length is 25.49 µA at V ds = 506.4 mV. Fig. 6 is the curve between channel length and saturated drain current and it is noticed that from 10nm to 14nm gate length current increases sharply, but for gate length Lg≥20nm, there is a small variation in current. The ON-current drops due to energy quantization in the axial direction [6] . 
V-I Characteristics Curve for Different Chirality, n
The threshold voltage of CNTFETs relies on chirality vector (n 1 , n 2 ) and it is inversely proportional to chirality vector i.e. diameter of CNT as given in equation (1) & (2). For example, if n 1 = 19 and n 2 = 0, the threshold voltage of CNTFET will be 0.289 V, whereas threshold voltage of CNTFET using (13, 0) is 0.423 V. Table 2 provides the values of saturation current for different diameter of CNT obtained through SPICE simulation. It is observed that as chirality vector increases, the drain current is saturated at higher V ds. 
V-I Characteristics Curve for Number of Tubes
In MOSFET-like CNTFETs, transistor size ratio of the two CNTFETs is measured as the number of tubes in the two CNTFETs [3]. The V-I characteristics for different tubes obtained through SPICE simulation is shown in Fig. 10 and it is shown that the saturated current increases linearly with the increase in no. of tubes. Fig. 11 is the curve between no. of tubes and drain saturated current obtained through analytical model. 
PERFORMANCE ANALYSIS OF MOSFET-LIKE CNTFETS

CNTFET based Buffer
To recover digital signal levels while travelling through long interconnect, buffers are used in regular interval. Buffer also increases the driving capability of a cell. Fig. 12 shows the symbol diagram of buffer. Propagation delay (t p ) can be approximated by equation (3) given as [4] .
Where, TPHL is the high to low transition of the output waveform and TPLH is the low to high transition of the output waveform.
The power-delay-product (PDP) can be calculated by equation (4) .
And,
C L is the load capacitance, V dd is the power supply and f represents the operating frequency. In our analysis, we assumed C L = 0.01pF, V dd = 0.9 V. Fig. 13 , shows the input -output waveform of CNTFET based buffer circuit. Table 3 displays the measured TPLH and TPHL for CNTFETs and CMOS technology for 32nm technology node 
CNTFET based Ring Oscillator
Ring oscillator is utilized to characterize the maximum speed performance of a technology. It is a chain of odd number of minimum size inverter connected in series. The output stage is fed back to input stage to provide feedback loop as shown in Fig. 14. Any unwanted voltage on any of the nodes powers the output to be oscillating. In our analysis, initial voltage at output node is set to be 0.5 V. Ring oscillator using CNTFETs-like device parameters have been designed and voltage across each node is obtained through SPICE simulation as depicts in Fig. 15 . Table 4 gives the oscillating frequency and propagation delay through Ring oscillator for 32nm CMOS and CNTFETs technology node. In general, for n stage ring oscillator, oscillating frequency can be calculated as given in equation (6) [4]. Figure 16 gives the circuit diagram of the 6-Transistror SRAM cell. CNTFET is one of the promising candidate for future nano electronics devices for low power low voltage digital or analog circuit application [9] . The average power consumed by 6-transitor SRAM using MOSFET-like CNTFET is measured using SPICE software for circuit simulation. It is seen that for 32nm technology node CNTFET based SRAM cell consumed approximately 5.5742 µW power; whereas,
CNTFET based SRAM Circuit
